![]() |
![]() |
![]() |
UB Academic Schedule: Summer 2022 (Session University 6 Week - First : May 31 - Jul 08) |
![]() |
![]() |
||||||||||
|
||||||||||
![]() |
|
||||
![]() |
CSE 590LEC - Computer Architecture | |||||||
Lecture | |||||||
![]() |
|||||||
![]() |
|||||||
![]() |
![]() |
![]() |
![]() |
![]() |
|||
Computer Architecture C | Enrollment Information (not real time - data refreshed nightly) | ||||||
![]() |
![]() |
||||||
![]() |
![]() |
||||||
Class #: | 13113 | Enrollment Capacity: | 33 | ||||
Section: | C | Enrollment Total: | 23 | ||||
Credits: | 3.00 credits | Seats Available: | 10 | ||||
Dates: | 05/31/2022 - 07/08/2022 | Status: | OPEN | ||||
Days, Time: | T R , 12:30 PM - 2:00 PM | ||||||
Room: | Remote | view map | |||||
Location: | Remote | ||||||
![]() |
|||||||
![]() |
|||||||
Course Description | |||||||
![]() |
|||||||
![]() |
|||||||
This course will provide an in-depth understanding of the inner workings of modern digital computer systems and trade-offs present at the hardware-software interface. Topics include: computer abstractions and technology, cost and performance analysis, instruction set architecture, computer arithmetic, datapath and controller design, pipelining, memory systems, input-output systems, and interrupts and exceptions. Projects requiring the use of software tools like the SPIM simulator for MIPS R2000/R3000 RISC processors and the Verilog hardware description language will be given to help crystallize concepts presented in class. This course is dual-listed with CSE 490. | |||||||
![]() |
|||||||
![]() |
|||||||
Instructor(s) | |||||||
![]() |
|||||||
![]() |
|||||||
Sridhar | look up | ||||||
![]() |
|||||||
![]() |
|||||||
On-line Resources | |||||||
![]() |
|||||||
![]() |
|||||||
|
|||||||
![]() |
|||||||
![]() |
|||||||
Other Courses Taught By: Sridhar | |||||||
![]() |
|||||||
![]() |
|||||||
|
![]() |
Office of the Registrar |
Questions/comments: UBRegistrar@buffalo.edu. |
Accessibility |